

GAN-BASED HALF-BRIDGE POWER STAGE DESIGN

This study investigates power converters based on GaN MOSFET switching devices. Several GaN devices with different packaging types and driving characteristics were evaluated. Corresponding isolated gate-driver circuits were designed to implement modular half-bridge power stages, enabling flexible system integration and future device replacement. The GaN MOSFET devices investigated in this work include LMG3410R070, LMG5200, GS61008T, and GS66508T. In the hardware implementation, two GaN FET devices together with DC bus decoupling capacitors, isolated power supplies, and digital signal isolators form a half-bridge power module. The printed circuit board (PCB) adopts a two-layer design and follows the high-speed layout guidelines provided in the device datasheets to minimize parasitic inductance and switching noise. The module dimension is 52.85 mm × 44 mm, which is defined as the standard footprint for all GaN power modules developed in this work.

Based on this standardized design, several half-bridge power modules using different GaN devices were implemented, as shown in Fig. 3, allowing flexible device selection and simplified debugging.



Figure 3: Homemade GaN FET power module.

DCCT TURNS RATIO MODIFICATION

A high-precision DCCT is used as the current feedback sensor in the developed power supply due to its high linearity and low drift. To improve current measurement resolution, the primary winding turns of the DCCT were modified. As shown in Fig. 4, the number of turns was increased from four to eight, which doubles the magnetic flux generated by the measured current. Consequently, the measurable current range is reduced from 12.5 A to 6.25 A, improving the sensitivity and resolution of the current feedback signal. This modification enhances the accuracy of closed-loop current regulation in the fast corrector magnet power supply.




Figure 4: Adjusted DCCT turns ratio.

DSP AND Q-FORMAT COMPUTATION

To implement the current control loop, a Q-format fixed-point method was adopted for the PI compensator calculation. The PI computation is executed within the PWM interrupt service routine, where the switching frequency determines the available computation time. At a switching frequency of 40 kHz, the interrupt period is approximately 25 μ s, providing about 4000 CPU clock cycles at a 150 MHz DSP clock, which is sufficient for floating-point computation. However, when the switching frequency increases to 250 kHz, the interrupt period decreases to 4 μ s, leaving only about 600 CPU cycles available. Under this condition, floating-point calculations may exceed the available execution time, causing PWM update delays and resulting in unstable switching frequency.

Therefore, Q-format fixed-point computation was adopted to reduce computational complexity and CPU cycle consumption, providing sufficient processing margin for high-frequency operation. To evaluate the achievable PWM switching frequency under the implemented PI algorithm, the computational performance of the DSP was experimentally measured. As shown in Fig. 5, the DSP interrupt frequency reached 468 kHz when using Q-format computation, while PWM2 and PWM3 maintained normal modulation. In contrast, with floating-point computation, the interrupt frequency decreased to 406 kHz, and the PWM signals could not operate correctly.




Figure 5: Timing differences in DSP algorithm.

EXPERIMENTAL RESULTS

Several experiments were conducted to evaluate the performance of the proposed DFCMPS, including DSP interrupt timing measurement, step response, long-term stability, and small-signal bandwidth. High-precision instruments, including a dynamic signal analyzer (DSA) and an Ultrastab Saturn current transducer (USCT), were used to ensure measurement accuracy. Fig. 6 shows the completed DFCMPS prototype developed in our laboratory. The overall hardware architecture and control interface remain fully compatible with the current TPS CMPS system.




Figure 6: Hardware of the DFCMPS with GaN modules.

DSP Interrupt Execution Time

These results obtained in the previous chapters confirm that the Q-format implementation significantly reduces DSP computational overhead and provides sufficient margin for the target 250 kHz switching frequency. Further timing measurements at 250 kHz (Fig. 7) show that the interrupt execution time differs by approximately 0.5 μs between floating-point and Q-format implementations. Considering the 4 μs PWM period, the Q-format method increases the available computation time by about 12.5%.




Figure 7: Relationship between algorithm and DSP computation time.

Step Response

The transient response of the DFCMPS was evaluated using a 1 V step command, as shown in Fig. 8. The measured rise time is less than 100 μs , which is significantly faster than the existing 40 kHz MOSFET-based CMPS. This result demonstrates that the proposed system is suitable for fast modulation in the TPS FOFB system.




Figure 8: Step response of DFCMPS.

Stability

Long-term current stability was measured using a USCT current sensor and an 8.5-digit digital voltmeter, with a TPS fast corrector magnet used as the load. The output current was set to 5 A and recorded every 10 s over 8 hours, as shown in Fig. 9. The measured current variation remained within 300 μA , corresponding to a stability of approximately ± 30 ppm.




Figure 9: Output current stability of the DFCMPS.

Bandwidth

The small-signal frequency response was measured using an HP 35670A DSA with a 1 A perturbation signal. As shown in Fig. 10, the measured -3 dB bandwidth is 9.08 kHz, and the -45° phase shift occurs at 5.56 kHz. These results demonstrate that the proposed DFCMPS provides sufficient bandwidth for TPS FOFB applications.




Figure 10: The bandwidth of DFCMPS.

CONCLUSION

A GaN-FET-based DFCMPS for TPS was developed to improve the bandwidth and current resolution required for FOFB operation. The design employs a modular GaN half-bridge combined into a full-bridge topology operating at 250 kHz, significantly increasing switching frequency compared with the existing 40 kHz MOSFET-based CMPS. A modified LEM ITN-12-P DCCT enhances current feedback resolution, while a DSP-based digital controller with Q-format computation ensures stable high-frequency operation.

Experimental results show a step response rise time below 100 μs , long-term current stability within ± 30 ppm over 8 hours at 5 A output, and a measured small-signal bandwidth of 9.08 kHz. The proposed system demonstrates improved dynamic performance and compatibility with the existing TPS infrastructure, providing a promising solution for high-bandwidth FOFB applications in synchrotron light sources.

REFERENCES

- [1] C.-C. Kuo *et al.*, "Commissioning of the Taiwan Photon Source", in *Proc. IPAC'15*, Richmond, VA, USA, May 2015, pp. 1314-1318. doi:10.18429/JACoW-IPAC2015-TUXC3

- [2] Y. D. Li and K.-B. Liu, "TPS Fast Corrector Magnet Power Converter", in *Proc. IPAC'11*, San Sebastian, Spain, Sep. 2011, paper THPO019, pp. 3379-3381.
- [3] B.-S. Wang, C.-Y. Liu, K.-B. Liu, and Y. S. Wong, "Development of a GaN FETs based fully digital correction magnet power supply platform for taiwan photon source", in *Proc. IPAC'23*, Venice, Italy, May 2023, pp. 3776-3778. doi:10.18429/JACoW-IPAC2023-WEPM087