

Figure 2: HPRF SSA at Testbench.

THERMAL MANAGEMENT BASED ON SSA DEVICE PERFORMANCE

With the modules being able to produce 3.6 kW of RF power at pulse width of 1 ms and repetition rate of 120 Hz with a duty Factor of 12% with 43 W of RF drive and a measured 19.17 dB of gain from the transistor with 71.5% of efficiency. Thermal management is a critical factor in the successful operation of the SSA system, directly informed by the thermal behaviour observed during SSA device testing, see Fig. 2. Generating significant heat that must be effectively managed to ensure device reliability and performance.




Figure 3: SSA Power Saturation and Efficiency.

As shown in Fig. 3, the output power saturates between 3.6 kW, indicating the upper limits of amplifier performance under the given operating conditions. This saturation region corresponds closely with the thermal constraints observed during testing, emphasizing the importance of efficient heat removal to maintain stable device operation at high power levels. In response to these thermal

demands, the system incorporates a closed-loop water-cooling solution using a Cole-Parmer Polystat recirculating chiller. This chiller provides precise and rapid temperature control over a broad range (-10°C to 80°C) with $\pm 0.1^{\circ}\text{C}$ stability, supporting coolant flow rates up to 21 L/min at pressures up to 11.7 psi (805 mbar). Such capacity is essential for effectively dissipating heat generated during pulsed operation at various duty cycles.

Each amplifier module is mounted on a copper cold plate featuring embedded coolant channels, receiving approximately 1.0 L/min of coolant flow per module. The inlet coolant temperature is maintained near 20°C during typical operation, ensuring stable thermal conditions across the array of SSA modules.

The cooling strategy directly addresses the thermal challenges revealed by SSA device results, including managing thermal cycling effects caused by rapid device saturation transitions. This approach reduces mechanical stress at the die-substrate interface and promotes long-term reliability. Additionally, the Polystat chiller's low evaporation design and quick thermal response contribute to system stability during extended testing and operation.

By tailoring the thermal management system to the observed SSA device performance, the SSA amplifier array achieves consistent operation, safeguards device integrity, and supports scalable high-power RF output under demanding accelerator conditions.

SYSTEM INTEGRATION, MODULARITY, AND SAFETY FEATURES

The SSA system is built on a highly modular architecture, comprising multiple independent amplifier modules. Each module operates as a self-contained RF source with its own DC input, RF drive, cooling interface, and monitoring capabilities. This modularity enables scalable power output—achieving the target 1.25 MW at 805 MHz—by combining modules in parallel using a staged RF combining network of broadband hybrid combiners and coaxial splitters [2]. The design ensures phase-coherent signal addition, minimizing power loss across combining stages.

Integration and testing are performed at both the module and system levels. Vector network analyzers, power meters, and directional couplers are used to verify gain balance, return loss, and insertion loss across the combining network. Phase control is implemented at each module to ensure proper signal alignment during power combining, allowing for optimized efficiency, adjustable output levels, and consistent performance across the amplifier array [3].

The modular design directly informs the system's safety strategy. Since each amplifier module operates independently but contributes to the combined output, safety mechanisms must protect both individual modules and the complete array. Currently, basic engineering controls such as cord management and manual disconnection during servicing are employed, suitable for lab-scale operation.

Looking ahead, active hardware protections are planned to enhance safety and fault response. While this system remains at this testing stage, integrated interlock logic monitors are critical for the following parameters including

overvoltage, overcurrent, and overtemperature at module and system levels. These interlocks trigger staged shut-downs of RF drive and DC input to affected modules, supported by continuous monitoring of coolant flow, RF reflections, and DC bus conditions.

In summary, the SSA's modular architecture not only facilitates scalable high-power RF generation but also drives the development of layered safety features and diagnostic capabilities, establishing a robust and flexible testbed for accelerator system applications.

CONCLUSION

A high-power RF test facility has been successfully developed at LANSCE to evaluate solid-state amplifier (SSA) systems operating at 805 MHz, with a long-term goal of achieving 1.25 MW of RF output power. By leveraging GaN on SiC HEMT technology, the system offers high gain, efficiency, and thermal stability under high-duty-factor pulsed operation. Initial results demonstrate 19.17 dB of gain at 805 MHz with 71.5% efficiency, validating the suitability of this platform for accelerator-class RF applications.

The modular SSA architecture supports phased integration of amplifier modules through a staged power-combining network, enabling scalable and fault-tolerant operation. Integrated thermal management, achieved via a precision

water-cooling system, maintains safe device temperatures and supports long-duration testing. System-level diagnostics and RF analysis tools ensure performance verification and streamline commissioning.

This development aligns with a broader push to replace aging and obsolete legacy equipment, including klystrons and high-voltage tube-based amplifiers, which are no longer manufactured or supported. The solid-state approach not only improves maintainability and operational safety but also offers a sustainable, modern path forward for high-power RF infrastructure in accelerator environments.

REFERENCES

- [1] J. Lyles *et al.*, "High power 805 MHz solid state amplifiers using GaN on SiC HEMT for LANSCE CCL", in *Proc. NAPAC'25*, Sacramento, California, USA, Aug. 2025, pp. 755-759. doi:10.18429/JACoW-NAPAC2025-WEP032
- [2] J. Vega, J. Lyles, M. Sanchez Barrueta, M. Brown, S. Russell, and W. Hall, "Radio-frequency hardware considerations for a high-power solid-state amplifier", in *Proc. NAPAC'25*, Sacramento, California, USA, Aug. 2025, pp. 836-840. doi:10.18429/JACoW-NAPAC2025-WEP075
- [3] M. Brown *et al.*, "Design of a low-power proof-of-concept multi-stage amplifier test stand to model and implement out-phasing control for the LANSCE 805 MHz solid-state high-power RF amplifier", in *Proc. NAPAC'25*, Sacramento, California, USA, Aug. 2025, pp. 725-729. doi:10.18429/JACoW-NAPAC2025-WEP020