



Contribution ID: 387 Contribution code: WEPCO29

Type: Poster Presentation

Development of Analog Front-End Module for the BPM Signal Processor at SSRF

Wednesday 10 September 2025 16:00 (2 hours)

A new BPM processor is being developed to address the ageing of BPM signal processors and the new demand for synchronised data acquisition at the storage ring of Shanghai Synchrotron Radiation Facility (SSRF). The BPM processor consists primarily of a digital carrier board and an analog front-end (AFE) module. The AFE is responsible for the conditioning of the BPM output RF signal and for the compensation of long-term drift. This paper presents the design of the AFE module and gives an evaluation of its performance. The experimental results show that the AFE module under development fully satisfies the high resolution and high stability requirements of the upgraded SSRF BPM processor.

Footnotes

Funding Agency

I have read and accept the Conference Policies

Yes

Authors: JIANG, Hang (Shanghai Advanced Research Institute); LAI, Longwei (Shanghai Advanced Research Institute); YAN, Qiurong (Nanchang University); WANG, Shilong (Shanghai Advanced Research Institute; Nanchang University)

Presenter: LAI, Longwei (Shanghai Advanced Research Institute)

Session Classification: WEP

Track Classification: MC03: Beam Position Monitors