

Hardware design



Fig 1. Quad channel picoammeter - simplified block diagram

Analog front-end bandwidth analysis

High-resolution quad channel picoammeter: characterization and commissioning

Lucas Tanio*, Fernando Cardoso, Mauricio Donatti Brazilian Synchrotron Light Laboratory (LNLS)



Current to voltage amplifier
 ✓ Transimpedance topology

- ✓ 8 selectable ranges
- Analog to digital converter

✓ Σ-Δ topology

- ✓ 24-bit resolution
- ✓ 10 selectable sampling rates
- Microcontroller
 ✓ 32-bit

✓ ARM Cortex-M3

- Trigger interface:
 - ✓ Input voltage trigger range (3.3 V to 27 V)
 - Continue of M_{1} Output trigger capable of driving 50Ω load at 5V.

Results



The fitting linear was successfully validated as the maximum frequency coefficient variation (ratio between the mean value and the standard deviation) ranges 7% 10% (low from to variability).

Then, the RMS current noise can also be determined using (3), where bandwidth Eq. values are obtained by the fit and the noise curve spectrum density at 2000 SPS discussed in previous works [1]. The average value of cutoff frequency and RMS noise current for each scale sampling rate and are summarized in Figure 4.



Fig 2. Analog front-end block diagram



How can I fully characterize the quad channel picoammenter bandwidth?

Problem:

- Number of combinations: 8 scales x 10 sampling rates
- The sine sweep procedure is time costly

Solution:



 Use a numerical fitting algorithm to find the frontend filter parameters;

procedure for 2000 SPS;

Perform the sine sweep

 Table 1.
 I-V amplifier main characteristics

cale	Full Scale	Sensitivity	Analog Bandwidth
1	250 pA	100 pA/V	16 Hz
2	2.5 nA	1 nA/V	154 Hz
3	25 nA	10 nA/V	702 Hz
4	250 nA	100 nA/V	702 Hz
5	2.5 μΑ	1 μA/V	702 Hz
6	25 μΑ	10 μA/V	702 Hz
7	250 μΑ	100 μA/V	702 Hz
8	2.5 mA	1 mA/V	702 Hz

 Table 2.
 ADC sampling characteristics
 Image: Complexity of the second s

Sampling Rate (SPS)	Digital Filter Bandwidth (Hz)	Oversampling Ratio
5	2	6400
10	5	3200
20	15	1600
40	9	3200
80	20	1600
160	118	800
320	154	800
640	495	400
1000	732	256
2000	1465	256

Input Trigger

ADC Start Pin (START)

ADC Data Ready Pin



Fig 4. RMS noise current vs. cutoff frequency for each scale and sampling rate

Table 4 summarizes the trigger mode time analysis where there are the values of conversion time, the the maximum trigger frequency, and signal bandwidth. Eq.(2) has been used to estimate the maximum trigger frequency, considering the employed time was the total time mean value added the standard to deviation multiplied by 3. The bandwidth signal was calculated using Eq.(4).

Table 4. Estimated conversion time, maximum trigger frequency,and maximum signal bandwidth for each ADC sampling frequency

Sampling Rate	Conversion	Maximum Trigger	Signal Bandwidth
(SPS)	Time (ms)	Frequency (Hz)	(Hz)
5	200.6	4.9	2.5
10	100.9	9.9	5.0
20	51.1	19.5	9.8
40	25.5	39.1	19.6
80	13.0	76.5	38.3
160	6.8	146.1	73.1
320	3.6	277.4	138.7
640	2.0	487.9	244.0
1000	1.4	668.6	334.3
2000	0.881	1070.0	535.0

Triggered mode: time analysis

Time analysis setup:

- Four channels enable
- ADC sampling rate equals to 2000 SPS
- Number of samples per trigger pulse equals to one

Conclusion

The linear fit algorithm that describes the frequency response for each combination of transimpedance scale and the ADC sampling frequency was homologated by the statistical analysis as well as the RMS current noise.

From the time analysis at triggered mode, it was possible to estimate the amount of time for acquire one sample, and consequently assess the maximum trigger frequency and the signal bandwidth.

Figure 5 shows a practical problem found in a beamline experiment the electron where of a specific mobility material is low, and the measured current is noisy. An alternative to mitigate this problem is to change the ADC sampling rate to find a better signal-toratio response.

Fig 5. Cobalt (Co) L-edge Absorption Spectrum for different ADC sampling frequencies

2.The Output	and the	conversion	
Trigger and	ADC begins	is over and	connection
the START	the	the μC	6 The Output
are	conversion	starts the	
switched to		data	irigger is
low-state		processing	switched to
		prosessing	a high state

frequency? $f_{trg}^{max} = \frac{1}{t_{tot}} (2)$

Table 3. Timetable description in triggered acquisition

Name	Symbol	Description
Start Conversion Delay	t _{scd}	The time interval between rising edge input trigger and rising edge START
ADC Conversion Time	t _{ADC}	The time interval between rising edge START and falling edge DRDY
Microcontroller Processing Time	t _{μC}	The time interval between DRDY falling edge and rising edge
Ethernet Circular Buffer Transfer Time	t _{eth}	The time interval between DRDY rising edge and output trigger rising edge
Total Time	t _{tot}	The time interval between rising edge input trigger and rising edge output trigger

Finally, the measurements at Sabia beamline, using the on-the-fly scan technique, validates the reliability and repeatability of the quad channel picoammeter.

Acknowledgments

The authors would like to gratefully acknowledge the funding by the Brazilian Ministry of Science, Technology and Innovation (MCTI), and the contributions of the LNLS teams enrolled in Sirius project.

References

[1] M. M. Donatti, F. H. Cardoso, L. Y. Tanio, Development of a quad-channel high-resolution digital picoammeter for beam diagnostics. 2024 JINST 19 C03028. [DOI:10.1088/1748-0221/19/03/C03028]

BRAZILIAN GOVERNMENT

MINISTRY OF SCIENCE TECHNOLOGY AND INNOVATION

UNITING AND REBUILDING