

**PSI** Center for Accelerator Science  
and Engineering

# **Real-Time Direct Sampling Bunch-by-Bunch Arrival Time Measurement on RF Systems-on-Chip for Multi-Bunch Feedbacks (MBFBs)**

Boris Keil, Pedro Baeta, David Madlener

15<sup>th</sup> International Beam Instrumentation Conference, Whistler BC, Canada, August 30 - September 3, 2026

## Traditional longitudinal MBFB: analog down-conversion



### Concept:

- BPM-button sum signal  $\rightarrow$  1.5 GHz band-pass  $\rightarrow$  mixer
- Mixer driven by a 1.5 GHz local oscillator (LO) locked to the machine RF
- LO phase tuned so the nominal bunch arrival time gives zero mixer output

### Limitations:


- Mixer output contains both bunch charge  $Q$  and timing error  $\Delta t$ 
  - Bunch-to-bunch charge variation therefore changes the apparent feedback gain
- Linear in arrival time only near the tuned zero crossing
  - Larger timing deviations become nonlinear and can even reverse the gain sign
  - At SLS: passive 3HC + bunch gap produces  $\sim 200$  ps arrival-time variation across the train

# Legacy Analog Mixer MBFB @ SLS 1.0: Bunch No. Dependent Gain






Result: SLS 1.0 RFEB makes MBFB gain depend on bunch number / arrival time

Long. SLS 1.0 MBFB: RFEB Impact (1.5 GHz Mixer)




1.5 GHz LO phase must be tuned carefully; detuning can cause much larger gain variation or even negative gain


# Direct Sampling @ SLS 2.0: Simple 3-Channel RFFE, No Mixer



# Direct Sampling & Kicker Driving @ SLS 2.0: Hardware



# Direct Sampling @ SLS 2.0: AMD RFSoc Gen 1 for MBFB/FPFB



Zynq® UltraScale+™ RFSoc Gen 1 [3]

## Integrates:

- Multiple CPUs
- Large FPGA fabric
- GHz-range ADCs and DACs
- Memory and high-speed communication interfaces

## Low ADC-to-DAC latency

- **8 ADCs (12 bit, up to 4.0 GSample/s): ~46–101 ns**
- 8 DACs (14 bit, up to 6.5 GSample/s): ~24–116 ns
- ADC + DAC loop-back latency: ~70–217 ns
  - Example: 348 sample clocks = 87 ns at 4 GSample/s
- Stable and reproducible after power cycle\*
  - **\*Multi-tile synchronization (MTS) required.**

## Stable temporal sample alignment among ADCs and DACs

- Multi-tile synchronization (MTS) mode

## SLS 2.0: Direct sampling of the RF BPM sum signal

### Concept:

- BPM-button sum signal sampled directly at 32 GSample/s with the RFSoc
  - 8 ADC channels  $\times$  4 GSample/s interleaved using splitters and tuned delay lines
  - RFSoc FPGA processes the full 32 GSample/s stream continuously with low latency

### Benefits:



- Digital dot products of ADC data (64 samples per bunch, negative values cut off) and coefficient vectors (EPICS programmable) measure Q and  $Q \cdot \Delta t$ ; division yields arrival time  $\Delta t$  independent of bunch charge
- Much wider linear timing range; no phase-tuned analog LO required

# Direct Sampling @ SLS 2.0 MBFB: Digital Dot-Product Method



SLS 1.0: analog mixer multiplies the beam signal by 1.5 GHz sine/cosine. The output is proportional to  $Q$  or  $Q \cdot \Delta t$  only near the tuned phase.

SLS 2.0: sample directly at 32 GSample/s. Constant weights  $\rightarrow Q$ ; linear weights  $\rightarrow Q \cdot \Delta t$ ; divide the two  $\rightarrow$  arrival time  $\Delta t$ .




SLS 2.0: Negative ADC values set to 0 before dot product calculation, leaving only short positive peak that carries arrival time information

# Beam Test @ SLS 2.0: New MBFB Method (FPGA) vs. FPFB (CPU)



Reference **Filling pattern feedback (FPFB, red curve)**: 1 ADC, equivalent-time sampling over 16 turns, **C code on ARM CPU (~100 ms)**. Accurate, but too slow for MBFB.

64 dot-product **coefficients for Q (green)** and  **$Q \cdot \Delta t$  (red)** can be adjusted live via EPICS




**New MBFB FPGA implementation (blue curve)**: continuous 32 GSample/s stream, 312 ns pipeline latency. **Result  $\approx$  FPFB reference** (BPM-based version = default, we also have photon-based backup, see poster by Daniele Felici, TUP037)

# Beam Test @ SLS 2.0: MBFB FPGA Emulating Analog SLS 1.0 Mixer




Charge (blue) now varies strongly with bunch number, reproducing the legacy gain error. Red = FPFB reference.

For validation, program 1.5 GHz sine/cosine weights to emulate the SLS 1.0 analog mixer



Arrival time of SLS 1.0 MBFB (and derivative = relevant for feedback) remains usable only when the equivalent LO phase is well tuned


# Beam Test @ SLS 2.0: 70 ps Phase Shift Breaks the Legacy Method



A 70 ps phase shift (beam arrival time or LO detuning) makes the SLS 1.0 MBFB unusable for feedback

70ps LO shift emulated by shifting the phase of the 1.5 GHz sine/cosine weights


# Beam Test: Direct Sampling Stays Linear for a 250 ps Shift



New [SLS 2.0 MBFB](#): a +250 ps sampling shift produces an approximately common +250 ps offset across the bunch train → [zero impact on feedback](#)

[Charge measurement](#) also [unchanged](#) by the 250 ps shift: Still agrees with the [FPFB reference](#)


# Beam Test: Direct Sampling MBFB Noise (FPGA) vs. FPFB (CPU)



# FPGA Resource Usage: Ample Logic Margin



- Current firmware includes ADC acquisition, charge/arrival-time dot products, on-chip buffers, DAC function generator, event receiver, and EPICS interface; closed MBFB loop with direct kicker drive is not yet implemented.
- BRAM/URAM usage is intentionally high for test buffers. Moving long buffers to external DRAM will free most of this memory; logic/DSP utilization is already low (LUT 23%, FF 15%, DSP 7%).



# Additional FPGA Latency

| Block                          | Latency              |
|--------------------------------|----------------------|
| ADC CDC and 128→256 packing    | 13 processing clocks |
| Pulse align                    | 1 clock              |
| ADC broadcaster 1              | 1 clock              |
| ADC broadcaster 2              | 1 clock              |
| 8-ADC, 2-window interleave     | 1 clock              |
| Dot product                    | 7 clocks             |
| Dot-product 1-to-2 broadcaster | 1 clock              |
| Division V2                    | 53 clocks            |
| <b>Total</b>                   | <b>78 clocks</b>     |


**O.K. for SLS 2**  
**(960ns revolution**  
**time)**, could be  
reduced for smaller  
rings

**312 ns** (250 MHz  
processing clock)


# Outlook: Direct RFSoc Drive of the Longitudinal Kicker (Today)



- SLS 1.0 longitudinal MBFB used an analog 1.375 GHz upconverter driven by a 500 MSample/s, 8-bit DAC — another source of bunch-dependent gain.
- SLS 2.0 goal: [drive longitudinal kicker power amplifier directly with 4 GSample/s RFSoc DACs](#).
- [Plot: SLS 2.0 kicker-cavity field](#) for an optimized **2 ns-long, 4 GSample/s DAC waveform**; field measured with the 32 8GSample/s interleaved RFSoc ADCs.
- Strong kick at the target bunch, small kicks at neighboring bunches → suitable for feedback. Further crosstalk reduction is possible with FIR predistortion, a longer waveform, or I/Q DAC combination.




## Outlook: Direct RFSoc Drive of the Longit. Kicker (1<sup>st</sup> Try Year 2024)



**1<sup>st</sup> Try 2024:** We used a longer 3.75 GSPS DAC waveform, so far only using RFSoc as function generator to check feasibility. Closing feedback loop at 3.75 GSPS feasible, but lot of effort (2 clock domains) → will now use 4 GSPS instead (DAC waveform less intuitive, but **firmware much easier**)

RFSoc can kick each bunch individually with low crosstalk



*B. Keil et al., <https://accelconf.web.cern.ch/ibic2024/pdf/WEP42.pdf>*

- Direct sampling @ 32 GSample/s with FPGA dot products & division measures bunch charge  $Q$  and arrival time  $\Delta t$  continuously, bunch by bunch and turn by turn.
- Normalizing  $Q \cdot \Delta t$  by  $Q$  removes charge dependence
- Much larger linear arrival-time range compared with the 1.5 GHz analog mixer.
- Beam measurements agree with the much slower CPU-based FPFb reference, robust for large arrival time or RF phase shifts (no more LO phase tuning).
- 312ns added FPGA pipeline latency, dominated by divider for charge normalization: O.K. for SLS 2.0, could be improved (a lot ...) for shorter rings.
- Logic/DSP headroom remains large. Next steps: Close the longitudinal loop with direct RFSoc DAC kicker drive, use external DRAM for larger waveforms, correct interleaving imperfections (delay, gain) by dot product coefficient tuning/calibration, ...

**Thank you for your attention!**



**Thanks to:**

**Pedro Baeta & David Madlener (RFSoc firmware/software development)  
Karlo Lajtner (installation & PCB support)**

**David's Poster: WEP036 (RFSoc Gen. 3 general-purpose ADC recorder &  
DAC waveform generator, incl. 32 GSPS ADC stream scalar products ...)**



**Backup Slides ...**



# SLS 2.0 MBFB: RFSoc Logic Resources (3D MBFB Algorithm using old analog Mixing BPM RFFE & Analog Long. Kicker Upconverter)



## Post-Implementation Resource Utilization All Planes X, Y, S on a Single Device

| <u>Resource</u> | <u>Utilization</u> | <u>Available</u> | <u>Utilization (%)</u> | <u>Utilization / Plane (%)</u> |
|-----------------|--------------------|------------------|------------------------|--------------------------------|
| <u>LUT</u>      | 67597              | 425280           | 15.89                  | 5.30                           |
| <u>LUTRAM</u>   | 4695               | 213600           | 2.2                    | 0.73                           |
| <u>FF</u>       | 82216              | 850560           | 9.67                   | 3.22                           |
| <u>BRAM</u>     | 449                | 1080             | 41.57                  | 13.86                          |
| <u>DSP</u>      | 332                | 4272             | 7.77                   | 2.59                           |
| <u>IO</u>       | 19                 | 347              | 5.48                   | 1.83                           |
| <u>GT</u>       | 1                  | 16               | 6.25                   | 2.08                           |
| <u>BUFG</u>     | 14                 | 696              | 2.01                   | 0.67                           |
| <u>MMCM</u>     | 1                  | 8                | 12.5                   | 4.17                           |

Intentionally  
high to max out  
diagnostics  
RAM buffers,  
can be reduced

# SLS 2.0 MBFB: Hardware Used for SLS 2.0 Commissioning




Serial control interface to the SLS 2.0 RFSoc RFFE

Ethernet connection to the control-system network

Machine reference clock input ( $f_{RF} = \sim 500$  MHz) synchronizes data converters and programmable logic (PL)\* (required modifications on the board evaluation board clocking tree)

PSI add-on card breaks out the RFSoc ADC/DAC inputs and outputs to SMA connectors

USB serial port



Beam Dump Controller (BDC) interface


SLS 1.0 I-Tech analog RFFE



RFSoc Box



Gigabit fiber-optic links to the Event Master and Filling Pattern Monitor systems



Zynq® UltraScale+™ RFSoc Gen 1 XCZU28DR

